An efficient comparative concurrent Built-In Self-Test technique
نویسندگان
چکیده
منابع مشابه
Low Power March Memory Test Algorithm for Static Random Access Memories (TECHNICAL NOTE)
Memories are most important building blocks in many digital systems. As the Integrated Circuits requirements are growing, the test circuitry must grow as well. There is a need for more efficient test techniques with low power and high speed. Many Memory Built in Self-Test techniques have been proposed to test memories. Compared with combinational and sequential circuits memory testing utilizes ...
متن کاملComparative Study of On-Line Testing Methods for AMS Systems Application to Decimation Filters
This paper presents a comparative study of on-line testing techniques implemented for the case of decimation filter. Three different on-line self-test techniques are studied and compared for a 0.6, 0.35 and 0.18 μm CMOS technologies. The first technique uses a non-concurrent structural testing scheme and the others are both based on semi-concurrent test methodologies. The on-line test circuitry...
متن کاملVLSI Architecture for an Efficient Memory Built in Self Test for Configurable Embedded SRAM Memory
Memories are the most dominating blocks present on a chip. All types of chips contain embedded memories such as a Read Only Memory (ROM), Static Random Access Memory (SRAM), Dynamic Random Access Memory (DRAM), and flash memory. Testing of these memories is a very tedious and challenging job as area over head, testing time and cost of the test play an important role. In this work an efficient V...
متن کاملLow-Cost, On-Line Software-Based Self-Testing of Embedded Processor Cores
A comprehensive online test strategy requires both concurrent and non-concurrent fault detection capabilities to guarantee SoCs’s successful normal operation in-field at any level of its life cycle. While concurrent fault detection is mainly achieved by hardware or software redundancy, like duplication, non-concurrent fault detection, particularly useful for periodic testing, is usually achieve...
متن کاملAn Efficient Online BIST Architecture for NoCs
This paper presents an offline/online concurrent scan based built-in-self-test (scan-BIST) method for a Network-onChip (NoC) based SoC. The proposed architecture contains a special scan cell and an Embedded Test Core (ETC) as its test source. The ETC performs a static flow control and a centric average power consumption control during the proposed test mechanism. To reduce the test vector traff...
متن کامل